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(57) ABSTRACT
Disclosed are systems, methods, and non-transitory com-
puter-readable storage media for fabrication of silicon on
insulator (SOI) wafers with a superconductive via for elec-
trical connection to a groundplane. Fabrication of the SOI
wafer with a superconductive via can involve depositing a
superconducting groundplane onto a substrate with the
superconducting groundplane having an oxidizing layer and
a non-oxidizing layer. A layer of monocrystalline silicon can
be bonded to the superconducting groundplane and a pho-
toresist layer can be applied to the layer of monocrystalline
silicon and the SOI wafer can be etched with the oxygen rich
etching plasma, resulting in a monocrystalline silicon top
layer with a via that exposes the superconducting ground-
plane. Then, the fabrication can involve depositing a super-
conducting surface layer to cover the via.
19 Claims, 4 Drawing Sheets
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DEPOSITING A SUPERCONDUCTING GROUNDPLANE
ONTO A SUBSTRATE
BONDING A LAYER OF MONOCRYSTALLINE SILICON TO
THE SUPERCONDUCTING GROUNDPLANE
APPLYING A PATTERNED PHOTORESIST LAYER TO THE
LAYER OF MONOCRYSTALLINE SILICON
1 M sf: ZVI
REHYDRATING THE PHOTORESIST LAYER
US 9,865,795 B1
ETCHING THE PHOTORESIST LAYER AND THE EXPOSED
PORTION OF THE LAYER OF THE MONOORYSTALLINE SILICON
DEPOSITING A SUPERCONDUCTING SURFACE LAYER
TO COVER THE VIA
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PROCESS FOR FABRICATION OF
SUPERCONDUCTING VIAS FOR
ELECTRICAL CONNECTION TO
GROUNDPLANE IN CRYOGENIC
DETECTORS
BACKGROUND
1. Technical Field
The present disclosure relates to fabricating superconduc-
tive circuitry and more specifically to a system and method
of fabricating a superconductive via for electrical connection
to a groundplane.
2. Introduction
The present disclosure relates to fabricating supercon-
ducting circuitry. Certain applications require the fabrication
of silicon on insulator (SOI) wafers with a superconductive
via for electrical connection to a groundplane. Known
techniques for fabricating a via that exposes a groundplane
of the SOI wafer involve using an etching plasma that
oxidizes the groundplane. Consequently, current techniques
require in-situ removal of the oxidation prior to depositing
a superconducting surface layer that covers the via. How-
ever, the process (e.g. sputter etch) to remove the oxide is
too long and involves unwanted removal materials from the
SOI wafer. Accordingly, what is needed in the art is an
improved system and method related to how to fabricate SOI
wafers with a superconductive via for electrical connection
to a groundplane that avoids removal of oxidation from the
groundplane after the etching process.
SUMMARY
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hexafluoride plasma effective for etching the silicon and an
oxygen plasma effective for etching the photoresist layer.
Further the sulfur hexafluoroide plasma and the oxygen
plasma can be in a ratio that is observed to etch the
5 photoresist layer laterally and to etch the layer of monoc-
rystalline silicon vertically, resulting in the via having sloped
edges.
After etching the photoresist layer and the exposed por-
tion of the layer of the monocrystalline silicon to expose the
10 superconducting groundplane with the via, the fabrication
can involve depositing a superconducting surface layer to
cover the via.
15
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1F illustrate various stages of development of
the SOI wafer according to the present disclosure; and
FIG. 2 illustrates a method example.
20 DETAILED DESCRIPTION
25
30
35
Additional features and advantages of the disclosure will
be set forth in the description which follows, and in part will
be obvious from the description, or can be learned by
practice of the herein disclosed principles. The features and 40
advantages of the disclosure can be realized and obtained by
means of the instruments and combinations particularly
pointed out in the appended claims. These and other features
of the disclosure will become more fully apparent from the
following description and appended claims, or can be 45
learned by the practice of the principles set forth herein.
Disclosed are systems, methods, and non-transitory com-
puter-readable storage media for fabrication of silicon on
insulator (SOI) wafers with a superconductive via for elec-
trical connection to a groundplane. Fabrication of the SOI 50
wafer with a superconductive via can involve depositing a
superconducting groundplane onto a substrate with the
superconducting groundplane having an oxidizing layer and
a non-oxidizing layer on top of the oxidizing layer. Next, a
layer of monocrystalline silicon can be bonded to the 55
superconducting groundplane and a photoresist layer can be
applied to the layer of monocrystalline silicon. The photo-
resist layer can have a pattern with a gap that exposes a
portion of the layer of the monocrystalline silicon. In some
cases, the photoresist layer is re-flowed at a first edge of the 60
gap and a second edge of the gap to form rounded edges and
rehydrated prior to etching.
Then, the photoresist layer and the exposed portion of the
layer of the monocrystalline silicon can be etched with the
oxygen rich etching plasma, resulting in a monocrystalline 65
silicon top layer with a via that exposes the superconducting
groundplane. The oxygen rich etching plasma can be a sulfur
A system, method and computer-readable media are dis-
closed which related to a process for fabricating a super-
conducting via on a silicon on insulator (SOI) wafer. Various
embodiments of the disclosure are described in detail below.
While specific implementations are described, it should be
understood that this is done for illustration purposes only.
Other components and configurations may be used without
parting from the spirit and scope of the disclosure. Also,
throughout the description, the superconducting layer is
often described as a groundplane; however, the disclosed
technology can be used to make a superconducting contact
between any two superconducting metals separated by a
monocrystalline silicon dielectric. FIGS. 1A-1F illustrate an
SOI wafer at different steps in a fabrication process and FIG.
2 illustrates a method 200 according to an aspect of this
disclosure. As the figures are closely tied together, we shall
discuss FIG. 2 with many references to features of FIGS.
1A-1F. As shown in FIG. 2, the method 200 involves
depositing a superconducting groundplane onto a substrate
210. This step 210 is shown in FIG. 1A which illustrates an
SOI wafer 100 with a polymer layer 104 between a substrate
102 and a superconducting groundplane layer 106. As
explained in greater detail below, the superconducting
groundplane can include an oxidizing layer 108 and a
non-oxidizing layer 110 on top of the oxidizing layer 108.
For example, the oxidizing layer 104 can be a niobium layer
with a thickness ranging between 0.1 microns and 0.3
microns and the non-oxidizing layer comprises a molybde-
num nitride layer with a thickness ranging between 0.2
microns and 0.4 microns.
Next, the method 200 involves bonding a layer of monoc-
rystalline silicon to the superconducting groundplane 220.
The monocrystalline layer can be the device layer of the SOI
wafer. An SOI wafer can include a device layer and a handle
layer both silicon separated by a silicon oxide layer. The
device layer can thinner than the handle wafer, e.g. the
device layer can be 5 micrometers thick, the handle wafer
can be —400 micrometers thick, and the Si02 layer can be
0.3 micrometers thick. Also, the ground plane can be depos-
ited on the device layer and the SOI wafer can be bonded to
another silicon wafer using a polymer. Further, the handle
layer and the Si02 layer of the SOI wafer can be removed
by lapping and chemical etching and the resulting structure
can include a silicon wafer with a polymer insulator a
superconducting groundplane and a monocrystalline silicon
dielectric as shown in FIG. 1B.
US 9,865,795 B1
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Step 220 is shown in FIG. 1B which illustrates the SOI
wafer 100 with a layer of monocrystalline silicon 112
bonded to the non-oxidizing layer 110 of the superconduct-
ing groundplane 106. Then, the method 200 involves apply-
ing a patterned photoresist layer to the layer of monocrys- 5
talline silicon 230. The photoresist layer can have a
substantially rectangular pattern that also defines one or
more gaps in the photoresist layer which expose a portion of
the layer of the monocrystalline silicon. This step 230 is
shown in FIG. 1C which illustrates the SOI wafer 100 with 10
a photoresist layer 114 applied to the layer of monocrystal-
line silicon 112. The photoresist layer 114 is shown with a
pattern that defines a gap 116 that exposes a portion 118 of
the layer of the monocrystalline silicon 114. Also, the 15
method 200 can involve heating the photoresist layer to
reflow the edges of the pattern 240. This step 240 is shown
in FIG. 1D which illustrates the SOI wafer 100 with a
photoresist layer 114 having rounded edges 120. The
rounded edges 120 of the photoresist layer 114 facilitate 20
evenly sloped edges, as explained in greater detail below.
Next, the method 200 can involve rehydrating the photore-
sist layer 250 in a high-humidity (e.g., —50% humidity)
atmosphere.
After the photoresist layer 114 of the SOI wafer 100 is 25
reflowed and rehydrated, the method 200 can involve etch-
ing the photoresist layer and the exposed portion of the layer
of the monocrystalline silicon 260. Etching the exposed
portion of the layer of the monocrystalline silicon results in
a via that exposes the superconducting groundplane. This 30
step 260 is shown in FIG. 1E which illustrates the SOI wafer
100 with a via 124 created in the layer of monocrystalline
silicon 112 that exposes the superconducting groundplane
106. Also, an etching plasma can be selected to evenly etch
the photoresist layer laterally and etch the layer of monoc- 35
rystalline silicon vertically, resulting in the via 124 having
sloped edges 126.
Finally, the method 200 involves depositing a supercon-
ducting surface layer to cover the via 270. This step 270 is
shown in FIG. 1F which illustrates the SOI wafer 100 with 40
a superconducting surface layer 130 covering the via 124
and creating a superconducting connection to the supercon-
ducting groundplane 106. In some cases, the superconduct-
ing surface layer 130 is a niobium surface layer with a
thickness ranging between 0.2 microns and 0.4 microns. 45
In some cases, the etching plasma includes a combination
of sulfur hexafluoride plasma effective for etching the sili-
con and an oxygen plasma effective for etching the photo-
resist layer. Also, favorable results have been observed when
the sulfur hexafluoride is applied at a rate substantially equal 50
to 27 standard cubic centimeters per minute, when the
oxygen plasma is applied at a rate substantially equal to 48
standard cubic centimeters per minute, and when the etching
plasmas are applied at a power substantially equal to 100
Watts and at a pressure substantially equal to 300 millitor. 55
As explained above, the via 124 created in the layer of
monocrystalline silicon 112 exposes the superconducting
groundplane 106. So, when oxygen rich etching plasma is
used in the etching process, the superconducting ground-
plane 106 is exposed to high concentrations of oxygen. 60
Consequently, when the superconducting groundplane 106
is a superconducting material that is observed to oxidize
when exposed to oxygen, the etching plasma can oxidize the
superconducting groundplane 106 resulting in a contact
resistance between the superconducting groundplane 106 65
and a superconducting surface layer that is deposited over
the via 124. Accordingly, the present technology involves a
4
superconducting groundplane 106 with a non-oxidizing
layer 110 on top of the oxidizing layer 108.
In a specific example, a 250 mu molybdenum nitride
non-oxidizing layer 110 is deposited on an niobium oxidiz-
ing layer 108. The molybdenum nitride non-oxidizing layer
110 can act as both an etch stop and as a material that is less
likely to oxidize in the sloped sidewall silicon etch. Molyb-
denum nitride films deposited by sputtering are supercon-
ducting with Tc around 6.5K. Also, the molybdenum nitride
can be cleaned prior to a superconducting surface layer (e.g.
a second niobium layer) deposition using a reverse bias RE
in situ plasma cleaning step at 250 W, 4 mtorr and 5 min.
Embodiments within the scope of the present disclosure
may also include tangible and/or non-transitory computer-
readable storage media for carrying or having computer-
executable instructions or data structures stored thereon.
Such tangible computer-readable storage media can be any
available media that can be accessed by a general purpose or
special purpose computer, including the functional design of
any special purpose processor as described above. By way
of example, and not limitation, such tangible computer-
readable media can include RAM, ROM, EEPROM, CD-
ROM or other optical disk storage, magnetic disk storage or
other magnetic storage devices, or any other medium which
can be used to carry or store desired program code means in
the form of computer-executable instructions, data struc-
tures, or processor chip design. When information is trans-
ferred or provided over a network or another communica-
tions connection to a computer, the computer properly views
the connection as a computer-readable medium. Thus, any
such connection is properly termed a computer-readable
medium.
Computer-executable instructions include, for example,
instructions and data which cause a general purpose com-
puter, special purpose computer, or special purpose process-
ing device to control a group of components to perform a
certain function or group of functions. Such components can
include a spin coater, a wafer bonder, a physical vapor
deposition tool for instance, a sputtering deposition sys-
tem, a mechanical lapper, a deep reactive ion etcher, and a
programmable hot plate. Other components can also be used
which would be known to those of skill in the art. Computer-
executable instructions also include program modules that
are executed by computers in stand-alone or network envi-
ronments. Generally, program modules include routines,
programs, components, data structures, objects, and the
functions inherent in the design of special-purpose proces-
sors, etc. that perform particular tasks or implement particu-
lar abstract data types. Computer-executable instructions,
associated data structures, and program modules represent
examples of the program code means for executing steps of
the methods disclosed herein. The particular sequence of
such executable instructions or associated data structures
represents examples of corresponding acts for implementing
the functions described in such steps.
Other embodiments of the disclosure may be practiced in
network computing environments with many types of com-
puter system configurations, including personal computers,
hand-held devices, multi-processor systems, microproces-
sor-based or programmable consumer electronics, network
PCs, minicomputers, mainframe computers, and the like.
Any such computing device will include the basic hardware
components such as a processor, a bus, memory, input/
output devices, and so forth. Embodiments may also be
practiced in distributed computing environments where
tasks are performed by local and remote processing devices
that are linked (either by hardwired links, wireless links, or
US 9,865,795 B1
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by a combination thereof) through a communications net-
work. In a distributed computing environment, program
modules may be located in both local and remote memory
storage devices.
The various embodiments described above are provided
by way of illustration only and should not be construed to
limit the scope of the disclosure. Various modifications and
changes may be made to the principles described herein
without following the example embodiments and applica-
tions illustrated and described herein, and without departing
from the spirit and scope of the disclosure.
I claim:
1. A method comprising:
depositing a superconducting groundplane onto a sub-
strate, wherein the superconducting groundplane com-
prises an oxidizing layer that is observed to oxidize
when exposed to an oxygen rich etching plasma and a
non-oxidizing layer on top of the oxidizing layer, the
non-oxidizing layer comprising a material that is
observed to resist oxidation when exposed to the oxy-
gen rich etching plasma;
bonding a layer of monocrystalline silicon to the super-
conducting groundplane;
applying a photoresist layer to the layer of monocrystal-
line silicon, the photoresist layer having a pattern that
comprises a gap in the photoresist layer that exposes a
portion of the layer of the monocrystalline silicon to
yield an exposed portion of the layer of the monocrys-
talline silicon; and
etching the photoresist layer and the exposed portion of
the layer of the monocrystalline silicon with the oxygen
rich etching plasma, resulting in a monocrystalline
silicon top layer with a via that exposes the supercon-
ducting groundplane.
2. The method of claim 1, further comprising:
reflowing the photoresist layer at a first edge of the gap
and a second edge of the gap to form rounded edges.
3. The method of claim 2, further comprising:
re-hydrating the photoresist layer in an atmosphere having
a humidity ranging between 40% and 60%.
4. The method of claim 1, wherein the pattern is a
substantially rectangular shape.
5. The method of claim 1, wherein the oxygen rich etching
plasma comprises a sulfur hexafluoride plasma effective for
etching the silicon and an oxygen plasma effective for
etching the photoresist layer, the sulfur hexafluoride plasma
and the oxygen plasma having a ratio that is observed to etch
the photoresist layer laterally and to etch the layer of
monocrystalline silicon vertically, resulting in the via having
sloped edges.
6. The method of claim 5, wherein the sulfur hexafluoride
plasma is applied at a rate substantially equal to 27 standard
cubic centimeters per minute.
7. The method of claim 5, wherein the oxygen plasma is
applied at a rate substantially equal to 48 standard cubic
centimeters per minute.
8. The method of claim 5, wherein the oxygen rich etching
plasma is applied at a power substantially equal to 100 Watts
and at a pressure substantially equal to 300 millitorr.
9. The method of claim 1, wherein the oxidizing layer
comprises a niobium layer with a thickness ranging between
0.1 microns and 0.3 microns.
10. The method of claim 1, the non-oxidizing layer
comprises a molybdenum nitride layer with a thickness
ranging between 0.2 microns and 0.4 microns.
6
11. The method of claim 1, wherein the silicon layer is
bonded to the superconducting groundplane using a polymer
with a thickness ranging between 0.8 microns and 1.2
microns.
5 12. The method of claim 1, further comprising:
depositing a superconducting surface layer to cover the
via.
13. The method of claim 12, wherein the superconducting
surface layer comprises a niobium surface layer with a
to thickness ranging between 0.2 microns and 0.4 microns.
14. A system comprising:
a processor; and
a computer-readable storage device storing instructions
15 which, when executed by the processor, cause the
processor to perform operations comprising:
depositing a superconducting groundplane onto a sub-
strate, wherein
the superconducting groundplane comprises an oxidizing
20 layer that is observed to oxidize when exposed to an
oxygen rich etching plasma and a non-oxidizing layer
on top of the oxidizing layer, the non-oxidizing layer
comprising a material that is observed to resist oxida-
tion when exposed to the oxygen rich etching plasma;
25 bonding a layer of monocrystalline silicon to the super-
conducting groundplane;
applying a photoresist layer to the layer of monocrys-
talline silicon, the photoresist layer having a pattern
that comprises a gap in the photoresist layer that
30 exposes a portion of the layer of the monocrystalline
silicon to yield an exposed portion of the layer of the
monocrystalline silicon;
etching the photoresist layer and the exposed portion of
the layer of the monocrystalline silicon with the
35 oxygen rich etching plasma, resulting in a monoc-
rystalline silicon top layer with a via that exposes the
superconducting groundplane; and
depositing a superconducting surface layer to cover the
via.
40 15. The system of claim 14, wherein the oxygen rich
etching plasma comprises a sulfur hexafluoride plasma
effective for etching the silicon and an oxygen plasma
effective for etching the photoresist layer, the sulfur
hexafluoride plasma and the oxygen plasma having a ratio
45 that is observed to etch the photoresist layer laterally and to
etch the layer of monocrystalline silicon vertically, resulting
in the via having sloped edges.
16. The system of claim 14, wherein the sulfur hexafluo-
ride plasma is applied at a rate substantially equal to 27
50 standard cubic centimeters per minute, wherein the oxygen
plasma is applied at a rate substantially equal to 48 standard
cubic centimeters per minute, and wherein the oxygen rich
etching plasma is applied at a power substantially equal to
100 Watts and at a pressure substantially equal to 300
55 millitorr.
17. A computer-readable storage device storing instruc-
tions which, when executed by a processor, cause the
processor to control a group of components to perform
operations comprising:
60 depositing a superconducting groundplane onto a sub-
strate, wherein the superconducting groundplane com-
prises an oxidizing layer that is observed to oxidize
when exposed to an oxygen rich etching plasma and a
non-oxidizing layer on top of the oxidizing layer, the
65 non-oxidizing layer comprising a material that is
observed to resist oxidation when exposed to the oxy-
gen rich etching plasma;
US 9,865,795 B1
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bonding a layer of monocrystalline silicon to the super-
conducting groundplane;
applying a photoresist layer to the layer of monocrystal-
line silicon, the photoresist layer having a pattern that
comprises a gap in the photoresist layer that exposes a 5
portion of the layer of the monocrystalline silicon to
yield an exposed portion of the layer of the monocrys-
talline silicon;
etching the photoresist layer and the exposed portion of
the layer of the monocrystalline silicon with the oxygen io
rich etching plasma, resulting in a monocrystalline
silicon top layer with a via that exposes the supercon-
ducting groundplane; and
depositing a superconducting surface layer to cover the
via. 15
18. The computer-readable storage device of claim 17,
wherein the oxygen rich etching plasma comprises a sulfur
hexafluoride plasma effective for etching the silicon and an
oxygen plasma effective for etching the photoresist layer, the
sulfur hexafluoride plasma and the oxygen plasma having a 20
ratio that is observed to etch the photoresist layer laterally
and to etch the layer of monocrystalline silicon vertically,
resulting in the via having sloped edges.
19. The computer-readable storage device of claim 17,
wherein the sulfur hexafluoride plasma is applied at a rate 25
substantially equal to 27 standard cubic centimeters per
minute, wherein the oxygen plasma is applied at a rate
substantially equal to 48 standard cubic centimeters per
minute, and wherein the oxygen rich etching plasma is
applied at a power substantially equal to 100 Watts and at a 30
pressure substantially equal to 300 millitorr.
